| 视频实时采集系统的FPGA设计 |
| |
| 引用本文： | 肖文才,樊丰.视频实时采集系统的FPGA设计[J].中国有线电视,2006(21):2104-2108. |
| |
| 作者姓名： | 肖文才 樊丰 |
| |
| 作者单位： | 电子科技大学,四川,成都,610054 |
| |
| 摘 要： | 设计了一种基于FPGA的视频实时采集系统，视频数据通过视频解码器、双口RAM、内存控制器，然后存入片外SDRAM中。根据视频处理算法的要求和SDRAM的特点，对视频数据的存储格式及读写时序进行了优化，提高了系统的数据传输速率，能够满足后续视频处理系统的需要。
|
| 关 键 词： | 视频采集 内存控制器 视频解码 现场可编程门阵列 |
| 文章编号： | 1007-7022（2006）21-2104-05 |
| 收稿时间： | 2006-08-16 |
| 修稿时间： | 2006年8月16日 |
The FPGA Design of Real-time Video Acquisition System |
| |
| XIAO Wen-cai,FAN Feng.The FPGA Design of Real-time Video Acquisition System[J].China Cable Television,2006(21):2104-2108. |
| |
| Authors: | XIAO Wen-cai FAN Feng |
| |
| Affiliation: | University of Electronic Science and Technology, Sichuan Chengdu 610054, China |
| |
| Abstract: | A design of real-time video acquisition system based on FPGA is presented in this paper, video data stream is stored into SDRAM via video decoder, dual-port RAM and SDRAM controller. The system is optimized on the format of the data storage and access timing based on the requirements of video processing algorithms and the characteristic of SDRAM, the system data transfer rate is enhanced and could satisfy the need of following video processing system. |
| |
| Keywords: | video acquisition SDRAM controller video decode FPGA |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
