Compact central arbiters for memories with multiple read/writeports

Fast and compact central arbiter circuits for detection and regulation of access conflicts in memories with multiple ports are proposed. A layout study in 0.5 μm, 2 metal CMOS technology verifies that area-overhead and access time penalty are small up to 32 ports