首页 | 本学科首页   官方微博 | 高级检索  
     


CMOS level shifters from 0 to 18 V output
Authors:Gak  Joel  Miguez  Matias  Arnaud  Alfredo
Affiliation:1.Electrical Engineering Department, Universidad Católica del Uruguay, Montevideo, Uruguay
;
Abstract:

A design methodology for level shifters voltage translators, where the output voltage ranges from 0 to 18 V, and the input voltage ranges from 2 to 5.5 V in a 0.6 µm CMOS-HV technology, is presented. This family of circuits have a special interest in the case of implantable medical devices where is common to handle previously unknown voltages either positive or negative, above or below the control logic supply VDD. Two application examples are presented: a composite switch to control negative stimuli voltage pulses, and a multi-channel programmable charge-pump voltage multiplier, aimed at charging the output capacitors of an IMD.

Keywords:
本文献已被 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号