Reconfigurable radio receiver with fractional sample rate converter and multi-rate ADC based on LO-derived sampling clock |
| |
Authors: | Sungkyung Park |
| |
Affiliation: | Department of Electronics Engineering, Pusan National University, Busan, South Korea |
| |
Abstract: | A composite radio receiver back-end and digital front-end, made up of a delta-sigma analogue-to-digital converter (ADC) with a high-speed low-noise sampling clock generator, and a fractional sample rate converter (FSRC), is proposed and designed for a multi-mode reconfigurable radio. The proposed radio receiver architecture contributes to saving the chip area and thus lowering the design cost. To enable inter-radio access technology handover and ultimately software-defined radio reception, a reconfigurable radio receiver consisting of a multi-rate ADC with its sampling clock derived from a local oscillator, followed by a rate-adjustable FSRC for decimation, is designed. Clock phase noise and timing jitter are examined to support the effectiveness of the proposed radio receiver. A FSRC is modelled and simulated with a cubic polynomial interpolator based on Lagrange method, and its spectral-domain view is examined in order to verify its effect on aliasing, nonlinearity and signal-to-noise ratio, giving insight into the design of the decimation chain. The sampling clock path and the radio receiver back-end data path are designed in a 90-nm CMOS process technology with 1.2V supply. |
| |
Keywords: | Reconfigurable radio multi-rate ADC LO-derived sampling clock fractional sample rate converter (FSRC) cubic interpolator software-defined radio aliasing |
|
|