首页 | 本学科首页   官方微博 | 高级检索  
     

50nm SOI-DTMOS器件的性能
引用本文:陈国良,黄如. 50nm SOI-DTMOS器件的性能[J]. 半导体学报, 2003, 24(10): 1072-1077
作者姓名:陈国良  黄如
作者单位:北京大学微电子学研究所,北京100871
基金项目:国家自然科学基金;90207004;
摘    要:利用二维器件模拟软件ISE对5 0nm沟道长度下SOI DTMOS器件性能进行了研究,并与常规结构的SOI器件作了比较.结果表明,在5 0nm沟长下,SOI DTMOS器件性能远远优于常规SOI器件.SOI DTMOS器件具有更好的亚阈值特性,其亚阈值泄漏电流比常规SOI器件小2~3个数量级,从而使其具有更低的静态功耗.同时,SOI DTMOS器件较高的驱动电流保证了管子的工作速度,并且较常规SOI器件能更有效地抑制短沟道器件的穿通效应、DIBL及SCE效应,从而保证了在尺寸进一步减小的情况下管子的性能.对SOI DTMOS器件的物理机制进行了初步分析,揭示了其性能远优于常规结构的物理本质

关 键 词:50nm   SOIDTMOS器件   模拟
文章编号:0253-4177(2003)10-1072-06
修稿时间:2002-12-04

50nm SOI-DTMOS Device Performances
Chen Guoliang and Huang Ru. 50nm SOI-DTMOS Device Performances[J]. Chinese Journal of Semiconductors, 2003, 24(10): 1072-1077
Authors:Chen Guoliang and Huang Ru
Abstract:The 50nm SOI-DTMOS device performances are researched and compared with the conventional SOI device by using ISE,the two-dimensional device simulation software ISE.The results show that at a gate length of 50nm the performances of SOI-DTMOS have much advantages over conventional SOI device.SOI-DTMOS has a better sub-threshold characteristics,much smaller sub-threshold leakage current,and thus lower static power.Furthermore,SOI-DTMOS has a comparatively high drive current guaranteeing the speed of the device.Compared with the conventional SOI device,SOI-DTMOS can effectively restrain the punch-through,DIBL,SCE effects,and thus keeps the good performance on further scaling-down.Simple analysis on the physical mechanism of SOI-DTMOS device and the physical characteristics accounting for its advantages.And the direction of further research,is pointed out.
Keywords:50nm  SOI-DTMOS device  simulation
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《半导体学报》浏览原始摘要信息
点击此处可从《半导体学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号