| 缓解电路NBTI效应的改进门替换技术 |
| |
| 引用本文： | 朱炯,易茂祥,张姚,胡林聪,刘小红,程龙,黄正峰. 缓解电路NBTI效应的改进门替换技术[J]. 电子测量与仪器学报, 2016, 30(7): 1029-1036 |
| |
| 作者姓名： | 朱炯 易茂祥 张姚 胡林聪 刘小红 程龙 黄正峰 |
| |
| 作者单位： | 合肥工业大学电子科学与应用物理学院合肥230009,合肥工业大学电子科学与应用物理学院合肥230009,合肥工业大学电子科学与应用物理学院合肥230009,合肥工业大学电子科学与应用物理学院合肥230009,合肥工业大学电子科学与应用物理学院合肥230009,合肥工业大学电子科学与应用物理学院合肥230009,合肥工业大学电子科学与应用物理学院合肥230009 |
| |
| 基金项目： | 国家自然科学基金(61371025,61274036,61574052）资助项目 |
| |
| 摘 要： | 纳米工艺水平下,负偏置温度不稳定性(negative bias temperature instability,NBTI)成为影响集成电路可靠性的关键性因素。NBTI效应会导致晶体管阈值电压增加,老化加剧,最终导致电路时序违规。为了缓解电路的NBTI效应,引入考虑门的时延关键性的权值识别关键门,通过比较关键门的不同扇入门替换后的时延增量,得到引入额外时延相对较小的双输入的需要替换的门,最后进行门替换。对基于45 nm晶体管工艺的ISCAS85基准电路实验结果显示,在电路时序余量为5%时,应用本文改进的门替换方法电路时延改善率为41.23%,而面积增加率和门替换率分别为3.17%和8.99%,明显优于传统门替换方法。
|
| 关 键 词： | 负偏置温度不稳定性；时序违规；时延关键性；关键门；门替换 |
Improved gate replacement technique for mitigating circuit NBTI effect |
| |
| Zhu Jiong,Yi Maoxiang,Zhang Yao,Hu Lincong,Liu Xiaohong,Cheng Long and Huang Zhengfeng. Improved gate replacement technique for mitigating circuit NBTI effect[J]. Journal of Electronic Measurement and Instrument, 2016, 30(7): 1029-1036 |
| |
| Authors: | Zhu Jiong Yi Maoxiang Zhang Yao Hu Lincong Liu Xiaohong Cheng Long Huang Zhengfeng |
| |
| Affiliation: | School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China,School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China,School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China,School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China,School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China,School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China and School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China |
| |
| Abstract: | |
| |
| Keywords: | NBTI effect timing violations weight of the gate considering the gate delay critical gates gate replacement |
| 本文献已被 CNKI 等数据库收录！ |
| 点击此处可从《电子测量与仪器学报》浏览原始摘要信息 |
|
点击此处可从《电子测量与仪器学报》下载免费的PDF全文 |
|
