Evaluation of the hot-carrier-induced offset voltage of differential pairs in analogue CMOS circuits

Using a specifically developed measurement set-up and a test structure typical for analogue applications, high precision measurements of the stress-induced offset voltage degradation of differential pairs are presented. Extrapolation to operating conditions yields valuable information for analogue design in the sub-micron CMOS regime.