首页 | 本学科首页   官方微博 | 高级检索  
     


Physical Implementation of the Eight-Core Godson-3B Microprocessor
Authors:Ru Wang  Bao-Xia Fan  Liang Yang  Yan-Ping Gao  Dong Liu  Bin Xiao  Jiang-Mei Wang  Yi-Fu Zhang  Hong Wang  Wei-Wu Hu
Affiliation:(1) Institute of Computing Technology, Chinese Academy of Sciences, Beijing, 100190, China;(2) Graduate School of Chinese Academy of Sciences, Beijing, 100049, China;(3) Loongson Technologies Corporation Limited, Beijing, 100190, China
Abstract:The Godson-3B processor is a powerful processor designed for high performance servers including Dawning Servers. It offers significantly improved performance over previous Godson-3 series CPUs by incorporating eight CPU cores and vector computing units. It contains 582.6M transistors within 300mm2 area in 65 nm technology and is implemented in parallel with full hierarchical design flows. In Godson-3B, advanced clock distribution mechanisms including GALS (Globally Asynchronous Locally Synchronous) and clock mesh are adopted to obtain an OCV tolerable clock network. Custom-designed de-skew modules are also implemented to afford further latency balance after fabrication. The power reduction of Godson-3B is maintained by MLMM (Multi Level Multi Mode) clock gating and multi-threshold-voltage cells substitution schemes. The highest frequency of Godson-3B is 1.05GHz and the peak performance is 128GFlops (double-precision) or 256GFlops (single-precision) with 40W power consumption.
Keywords:
本文献已被 CNKI 万方数据 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号