A 1-V heterogeneous reconfigurable DSP IC for wireless basebanddigital signal processing |
| |
| Authors: | Zhang H. Prabhu V. George V. Wan M. Benes M. Abnous A. Rabaey J.M. |
| |
| Affiliation: | Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA; |
| |
| Abstract: | A heterogeneous reconfigurable platform enables the flexible implementation of baseband wireless functions at energy levels between 10 and 100 MOPS/mW, six times higher than traditional digital signal processors. A 5.2 mm×6.7 mm prototype processor, targeted for voice compression, is implemented in a 0.25-μm 6-metal CMOS process, and consumes 1.8 mW at an average operation rate of 40 MHz. It combines an embedded microprocessor with an array of computational units of different granularities, connected by a hierarchical reconfigurable interconnect network |
| |
| Keywords: | |
|
|
