Highly linear 2.5-V CMOS /spl Sigma//spl Delta/ modulator for ADSL+ |
| |
Authors: | del Rio R de la Rosa JM Perez-Verdu B Delgado-Restituto M Dominguez-Castro R Medeiro F Rodriguez-Vazquez A |
| |
Affiliation: | Inst. of Microelectron., Seville, Spain; |
| |
Abstract: | We present a 90-dB spurious-free dynamic range sigma-delta modulator (/spl Sigma//spl Delta/M) for asymmetric digital subscriber line applications (both ADSL and ADSL+), with up to a 4.4-MS/s digital output rate. It uses a cascade (MASH) multibit architecture and has been implemented in a 2.5-V supply, 0.25-/spl mu/m CMOS process with metal-insulator-metal capacitors. The prototypes feature 78-dB dynamic range (DR) in the 30-kHz to 2.2-MHz band (ADSL+) and 85-dB DR in the 30-kHz to 1.1-MHz band (ADSL). Integral and differential nonlinearity are within /spl plusmn/0.85 and /spl plusmn/0.80 LSB/sub 14 b/, respectively. The /spl Sigma//spl Delta/ modulator and its auxiliary blocks (clock phase and reference voltage generators, and I/O buffers) dissipate 65.8 mW. Only 55 mW are dissipated in the /spl Sigma//spl Delta/ modulator. |
| |
Keywords: | |
|
|