| 基于模糊逻辑和IBIS模型的缓冲器建模 |
| |
| 引用本文： | 王胜利,郭裕顺. 基于模糊逻辑和IBIS模型的缓冲器建模[J]. 杭州电子科技大学学报, 2008, 28(3): 5-8 |
| |
| 作者姓名： | 王胜利 郭裕顺 |
| |
| 作者单位： | 杭州电子科技大学电子信息学院,浙江,杭州,310018 |
| |
| 摘 要： | 该文提出了一种基于模糊逻辑和IBIS模型相结合的数字I／O缓冲器的瞬态行为建模方法。阐述了在IBIS建模的基础上，利用模糊逻辑系统的万能逼近特性进行补偿的宏模型构建过程。最后，为了验证该建模方法的有效性，通过实例与单一模糊逻辑建模的方法进行比较。
|
| 关 键 词： | 模糊逻辑 行为建模 数字缓冲器 |
Macromodeling of the Digital I/O Buffer Based on Fuzzy Logic and IBIS Model |
| |
| WANG Shen-li,GUO Yu-shun. Macromodeling of the Digital I/O Buffer Based on Fuzzy Logic and IBIS Model[J]. Journal of Hangzhou Dianzi University, 2008, 28(3): 5-8 |
| |
| Authors: | WANG Shen-li GUO Yu-shun |
| |
| Affiliation: | ( School of Electronics ＆ Information, Hangzhou Dianzi Uaiversity, Hangzhou Zhejiang 310018, China) |
| |
| Abstract: | A new transient behavior modeling approach for the digital I/O buffer based on the fuzzy logic systems and IBIS model is proposed in this paper. The process of modeling is exposed, which makes use of the universal approximation capability of the fuzzy logic systems to compensate for error of IBIS model. Finally to demonstrate the validity of this new approach, a practical circuit example is given to compare with the only fuzzy logic modeling technique. |
| |
| Keywords: | fuzzy logic behavior modeling digital buffer |
| 本文献已被 维普 万方数据 等数据库收录！ |
