Smart CMOS focal plane arrays: a Si CMOS detector array andsigma-delta analog-to-digital converter imaging system |
| |
Authors: | Joo Y Park J Thomas M Chung KS Brooke MA Jokerst NM Wills DS |
| |
Affiliation: | Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA; |
| |
Abstract: | This paper evaluates the potential for the real-time utilization of high frame rate image sequences using a fully parallel readout system. Multiple readout architectures for high frame rate imaging are compared. The application domain for a fully parallel readout system is identified, and the design for a fully parallel, monolithically integrated smart CMOS focal plane array is presented. This focal plane image processing chip, with an 8×8 array of Si CMOS detectors each of which have a dedicated on-chip current input first-order sigma-delta analog-to-digital converter front end, has been fabricated, and test results for uniformity and linearity are presented |
| |
Keywords: | |
|
|