Assessing the Soft Error Rate of Digital Architectures Devoted to Operate in Radiation Environment: A Case Studied |
| |
Authors: | R. Velazco S. Rezgui H. Ziade |
| |
Affiliation: | (1) TIMA Laboratory, 46, Av. Félix Viallet, 38031 Grenoble, France;(2) Faculty of Engineering I, Lebanese University, Tripoli, Lebanon |
| |
Abstract: | The effects of transient bit flips on the operation of processor based architectures is investigated through fault injection experiments performed in the hardware itself by means of the interruption mechanism. Such an approach is based on the execution, as the consequence of an interruption signal assertion, of pieces of code called CEU (Code Emulating Upsets), asynchronously downloaded in a suitable memory area. This paper focuses in the methodology followed to set-up CEU injection experiments on a digital architecture, illustrating it main steps by means of a studied case: the 80C51 microcontroller. Results obtained from automated fault injection sessions performed using the capabilities of a devoted test system, will point out the capabilities and limitations of the studied approach. |
| |
Keywords: | transient error fault injection single event upset radiation |
本文献已被 SpringerLink 等数据库收录! |
|