Memories in microprocessor systems

In this final article the techniques for implementing the address decoding strategies described in the previous article in this series¹ are considered. These techniques are divided into four groups according to the type of device used — random logic, n line to m line decoders, PROMs or programmable logic arrays. The merits of the different techniques are discussed.