首页 | 本学科首页   官方微博 | 高级检索  
     

基于应变Si/SiGe的CMOS电特性模拟研究
引用本文:舒斌,张鹤鸣,任冬玲,王伟.基于应变Si/SiGe的CMOS电特性模拟研究[J].半导体技术,2007,32(5):397-401.
作者姓名:舒斌  张鹤鸣  任冬玲  王伟
作者单位:西安电子科技大学,微电子学院,宽禁带半导体材料与器件教育部重点实验室,西安,710071;西安电子科技大学,微电子学院,宽禁带半导体材料与器件教育部重点实验室,西安,710071;西安电子科技大学,微电子学院,宽禁带半导体材料与器件教育部重点实验室,西安,710071;西安电子科技大学,微电子学院,宽禁带半导体材料与器件教育部重点实验室,西安,710071
摘    要:提出了一种应变Si/SiGe异质结CMOS结构,采用张应变Si作n-MOSFET沟道,压应变SiGe作p-MOSFET沟道,n-MOSFET与p-MOSFET采用垂直层叠结构,二者共用一个多晶SiGe栅电极.分析了该结构的电学特性与器件的几何结构参数和材料物理参数的关系,而且还给出了这种器件结构作为反相器的一个应用,模拟了其传输特性.结果表明所设计的垂直层叠共栅结构应变Si/SiGe HCMOS结构合理、器件性能提高.

关 键 词:异质结互补金属氧化物半导体场效应晶体管  应变Si  应变SiGe  垂直层叠
文章编号:1003-353X(2007)05-397-05
修稿时间:2007-03-07

Simulation Study of Electrical Properties of CMOS Based on Strained Si/SiGe
SHU Bin,ZHANG He-ming,REN Dong-ling,WANG Wei.Simulation Study of Electrical Properties of CMOS Based on Strained Si/SiGe[J].Semiconductor Technology,2007,32(5):397-401.
Authors:SHU Bin  ZHANG He-ming  REN Dong-ling  WANG Wei
Abstract:A strained Si/SiGe HCMOS structure was presented,in which tensile strained Si was used in n-MOSFET,and compressive strained SiGe was used in p-MOSFET,moreover,n-MOSFET and p-MOSFET were stacked vertically with a common SiGe gate in this structure.The relationship between electronic properties and geometric and material parameters was analyzed.The application of the device structure as an inverter was given,and its transportation character was simulated.The simulation results indicate that this structure of strained Si/SiGe HCMOS with vertical stack and a common gate is appropriate,and the performance is improved.
Keywords:heterojunction CMOS FET  strained Si  strained SiGe  vertical stack
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号