首页 | 本学科首页   官方微博 | 高级检索  
     

高精度电荷域ADC共模电荷误差前台校准电路
引用本文:陈珍海,魏敬和,于宗光,苏小波,薛颜,张鸿.高精度电荷域ADC共模电荷误差前台校准电路[J].西安电子科技大学学报,2018,45(6):137-143+149.
作者姓名:陈珍海  魏敬和  于宗光  苏小波  薛颜  张鸿
作者单位:(1. 黄山学院 信息工程学院,安徽 黄山 245041;2. 中国电子科技集团第五十八研究所,江苏 无锡 214035;3. 西安电子科技大学 微电子学院,陕西 西安 710071;4. 西安交通大学 微电子学院, 陕西 西安 710049)
基金项目:国家自然科学基金资助项目(61704161);安徽高校自然科学研究重点资助项目(KJ2017A396)
摘    要:提出了一种数模混合型高精度共模电荷误差校准电路,可对电荷域流水线模数转换器中由增强型电荷传输电路电荷传输关断电压随工艺、电压和温度波动、输入共模电荷变化、各流水线子级中电容非线性而引起的各类共模电荷误差进行精确补偿.所提出的高精度共模电荷误差校准电路被运用于一款14bit210MS/s电荷域模数转换器中,并在1P6M 0.18μm CMOS工艺下实现.测试结果显示,该14bit模数转换器电路在210MS/s条件下对于30.1MHz单音正弦输入信号得到的无杂散动态范围为85.4dBc,信噪比为71.5dBFS,而模数转换器内核功耗仅为205mW,面积为3.15mm2

关 键 词:流水线模数转换器  电荷域  前台校准  低功耗  共模电荷  
收稿时间:2017-12-18

High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC
CHEN Zhenhai,WEI Jinghe,YU Zongguang,SU Xiaobo,XUE Yan,ZHANG Hong.High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC[J].Journal of Xidian University,2018,45(6):137-143+149.
Authors:CHEN Zhenhai  WEI Jinghe  YU Zongguang  SU Xiaobo  XUE Yan  ZHANG Hong
Affiliation:(1. School of Information Engineering, Huangshan Univ., Huangshan 245041, China;  2. No.58 Research Institute, China Electronic Technology Group Corporation, Wuxi 214035, China;  3. School of Microelectronics, Xidian Univ., Xi'an 710071, China;  4.School of Microelectronic, Xi'an Jiaotong Univ., Xi'an 710049, China)
Abstract:A mix-signal high precision common mode charge error calibration circuit is proposed. The calibration circuit can be used to compensate the common mode charge errors caused by the deviation of the charge transfer cutoff voltage of boosted charge transfer introduced by PVT variation, the variation of input common mode charge and the capacitor mismatch in the pipelined sub-stage circuit in the charge domain pipelined ADCs. Based on the proposed calibration circuit, a 14bit 210MS/s charge domain pipelined ADC is designed and realized in a 1P6M 0.18μm CMOS process. Test results show that the 14bit 210MS/s ADC achieves the signal-to-noise ratio of 71.5dBFS and the spurious free dynamic range of 85.4dB, with 30.1MHz input single tone signal at 210MS/s, while the ADC core consumes the power of 205mW and occupies an area of 3.2mm2.
Keywords:pipelined analog-to-digital converter  charge-domain  fore-ground calibration  low power  common-mode charge  
点击此处可从《西安电子科技大学学报》浏览原始摘要信息
点击此处可从《西安电子科技大学学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号