首页 | 本学科首页   官方微博 | 高级检索  
     


0.13-/spl mu/m low-/spl kappa/-Cu CMOS logic-based technology for 2.1-gb high data rate read-channel
Authors:Jyh Chyurn Guo Lien  WY Tsai  TL Chen  SM Wu  CM
Affiliation:Dept. of Electron. Eng., Nat. Chiao-Tung Univ., Hsinchu, Taiwan;
Abstract:High-performance analog/digital elements have been successfully fabricated by a 0.13-/spl mu/m low-/spl kappa/-Cu logic-based mixed-signal CMOS process in a single chip to enable a 2.1-Gb/s read-channel for hard disk drives that is a record-high data rate supported by fully CMOS solution. The high-performance analog devices demonstrate superior drivability, matching, noise immunity, and reliability by a unique dual-gate oxide module to support the aggressive oxide thickness scaling and maintain promisingly good reliability in all aspects.
Keywords:
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号