| 分组算法模块的VHDL和VERILOG实现及其比较研究 |
| |
| 引用本文： | 许萍,程代伟,龙束媛. 分组算法模块的VHDL和VERILOG实现及其比较研究[J]. 通信技术, 2008, 41(12) |
| |
| 作者姓名： | 许萍 程代伟 龙束媛 |
| |
| 作者单位： | 北京电子科技学院,通信工程系,北京,100070 |
| |
| 基金项目： | 北京电子科技学院重点实验室资助项目 |
| |
| 摘 要： | 分组密码算法是一种常用的密码技术.其加密速度非常快,在数据加密领域仍广泛使用.目前,分组密码的重点研究方向包括新型分组密码的研究,分组密码的实现研究,分组密码的各个组件的研究等等.本文从AES的5个候选算法中提炼出7大分组算法模块,分别用VHDL和Verilog实现,并对资源占用情况加以分析比较.然后选取分组算法的典型代表AES,用两种语言实现并对资源占用情况和实现速率加以比较.结果表明:对于小型分组算法模块,VHDL和Verilog的实现在占用逻辑单元方面基本上没有什么差别;对较为复杂的模块和AES算法,Verilog的实现会比VHDL的实现占用较少的资源,但速度要慢些.
|
| 关 键 词： | 分组算法模块 资源 速度 |
Realization and Comparison of Block Cipher Modules using VHDL and VERILOG |
| |
| XU Ping,CHENG Dai-wei,LONG Shu-yuan. Realization and Comparison of Block Cipher Modules using VHDL and VERILOG[J]. Communications Technology, 2008, 41(12) |
| |
| Authors: | XU Ping CHENG Dai-wei LONG Shu-yuan |
| |
| Affiliation: | XU Ping,CHENG Dai-wei,LONG Shu-yuan (Department of Electronic Information , Engineering,BESTI,Beijing 100070,China) |
| |
| Abstract: | Block cipher is a kind of cipher structure.For its very fast encryption speed,the block cipher is still widely used in data encryption field.Nowadays,the main studying direction for block cipher focuses on the study of new types,the study of block cipher realization,the study of block cipher components and so on.In this paper,seven block cipher modules from the five AES candidates are selected,then realized with VHDL and Verilog.The consumption of resources between the two are analyzed and compared.Then the... |
| |
| Keywords: | VHDL Verilog |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
