| VelociTI结构浮点DSPs寄存器堆读写的流水线设计 |
| |
| 引用本文： | 胡正伟,仲顺安,陈禾.VelociTI结构浮点DSPs寄存器堆读写的流水线设计[J].计算机工程,2007,33(21):237-239. |
| |
| 作者姓名： | 胡正伟 仲顺安 陈禾 |
| |
| 作者单位： | 1. 北京理工大学电子工程系,北京,100081;华北电力大学电子与通信工程系,保定,071003
2. 北京理工大学电子工程系,北京,100081 |
| |
| 摘 要： | 研究了VelociTI结构浮点数字信号处理器寄存器堆的流水线读写原理并提出了一种设计方法。该方法对单操作数双精度浮点指令采用2个32位数据通路用1个流水线周期读取源操作数，双操作数双精度浮点指令采用锁定译码单元，利用若干流水线周期读取源操作数。采用写控制向量的方法实现了流水线多个周期执行写操作。该方法正确实现了基于IEEE754标准的双精度浮点数据在寄存器堆与功能单元之间的32位数据通路上的传输，仿真结果验证了其正确性。
|
| 关 键 词： | VelociTI结构 流水线 寄存器堆 浮点数据 |
| 文章编号： | 1000-3428（2007）21-0237-03 |
| 修稿时间： | 2006-12-11 |
Pipeline Design for Reading and Writing of Register File of DSPs Based on VelociTI Architecture |
| |
| HU Zheng-wei,ZHONG Shun-an,CHEN He.Pipeline Design for Reading and Writing of Register File of DSPs Based on VelociTI Architecture[J].Computer Engineering,2007,33(21):237-239. |
| |
| Authors: | HU Zheng-wei ZHONG Shun-an CHEN He |
| |
| Affiliation: | 1. Departevment of Electronic Engineering, Beijing Institute of Technology, Beijing 100081; 2. Departerment of Electronic and Communication Engineering, North China Electric Power University, Baoding 071003 |
| |
| Abstract: | Principle of reading and writing of register file of digital signal processor based on VelociTI architecture is studied and one design method is proposed.Reading of single operand double precision floating point instructions is accomplished by using two 32 bits data path in one pipeline cycle.For two-operand double precision floating point instructions,decode unit is locked until all operands are accessed.Writing control signal vector is adopted for writing.Double precision floating point data based on IEEE754 standard can be accessed with 32 bits data path by using this method.The correctness is conformed by simulation results. |
| |
| Keywords: | VelociTI architecture pipeline register file floating point data |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《计算机工程》浏览原始摘要信息 |
|
点击此处可从《计算机工程》下载全文 |
