A new ADPLL architecture dedicated to program clock references synchronization |
| |
Authors: | C Mannino H Rabah S Weber C Tanougast Y Berviller M Janiaut |
| |
Affiliation: | 1. U.H.P., Faculte des Sciences , Laboratoire d’Instrumentation , Electronique de Nancy, BP239, 54500 Vandoeuvre-les-Nancy, France c.mannino@hotmail.com;3. U.H.P., Faculte des Sciences , Laboratoire d’Instrumentation , Electronique de Nancy, BP239, 54500 Vandoeuvre-les-Nancy, France |
| |
Abstract: | This paper presents a totally digital phase locked loop (PLL) used for the recovery of a MPEG-2 decoder clock. The All Digital PLL (ADPLL) is implemented with a frequency synthesizer based on a new technique for phase shifting, avoiding the phase accumulation of ADPLL using a ring oscillator or avoiding the multiphase generation if a delay-locked loop (DLL) is used. The strongest point of the proposed configuration is the possibility of implementing as many ADPLLs as needed in a single circuit, in the limit of the circuit resources, without additional external circuit. The transfer characteristic, frequency resolution and jitter performance are computed and discussed. Then, the ADPLL resources and the ADPLL performances in term of time response and jitter are reported. |
| |
Keywords: | All digital phase locked loop DVB-T Frequency synthesizer Jitter Program clock reference |
|
|