Pipelined array-based FIR filter folding |
| |
Authors: | Bougas P. Kalivas P. Tsirikos A. Pekmestzi K.Z. |
| |
Affiliation: | Fac. of Electr. & Comput. Eng., Nat. Tech. Univ. of Athens, Greece; |
| |
Abstract: | The elaborate design of folded finite-impulse response (FIR) filters based on pipelined multiplier arrays is presented in this paper. The design is considered at the bit-level and the internal delays of the pipelined multiplier array are fully exploited in order to reduce hardware complexity. Both direct and transposed FIR filter forms are considered. The carry-save and the carry-propagate multiplier arrays are studied for the filter implementations. Partially folded architectures are also proposed which are implemented by cascading a number of folded FIR filters. The proposed schemes are compared as to the aspect of hardware complexity with a straightforward implementation of a folded FIR filter based on the pipelined Wallace Tree multiplier. The comparison reveals that the proposed schemes require 20%-30% less hardware. Finally, efficient implementation of partially folded FIR filter circuits is presented when constraints in area, power consumption and clock frequency are given. |
| |
Keywords: | |
|
|