| Altera器件设计中的时间匹配问题的研究 |
| |
| 引用本文： | 熊国海,向学军,夏昌浩. Altera器件设计中的时间匹配问题的研究[J]. 半导体技术, 2003, 28(12): 68-71 |
| |
| 作者姓名： | 熊国海 向学军 夏昌浩 |
| |
| 作者单位： | 三峡大学电气信息学院,湖北,宜昌,443002 |
| |
| 摘 要： | 对Altera器件设计中的时间匹配问题进行了讨论。首先介绍了什么是组合电路中的毛刺问题及它是怎样产生的,然后从软件和硬件的角度说明了怎样来解决毛刺的问题。另一方面叙述了行波时钟转换成同步设计的方法。认为只要有可能,就应当使用同步设计。
|
| 关 键 词： | 时间匹配 毛刺 行波时钟 同步设计 |
| 文章编号： | 1003-353X(2003)12-0068-04 |
| 修稿时间： | 2002-10-09 |
Research of the time-matching problem in the design of Altera device |
| |
| XIONG Guo-hai,XIANG Xue-jun,XIA Chang-hao. Research of the time-matching problem in the design of Altera device[J]. Semiconductor Technology, 2003, 28(12): 68-71 |
| |
| Authors: | XIONG Guo-hai XIANG Xue-jun XIA Chang-hao |
| |
| Abstract: | The time-matching problem in the design of Altera device is discussed. First it isintroduced that what the glitch issue is in the combinational circuit and how it arise, and then it isexplained that how to solve the glitch issue from the angle of the software and hardware. On theother hand, it is narrated that the method of the row and wave clock is changed into synchronismdesign. If it is possible, the synchronism design should be used. |
| |
| Keywords: | time-matching glitch row and wave clock synchronism design |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
