Parallel Local Histogram Comparison Hardware Architecture for Content-Based Image Retrieval |
| |
Authors: | L Kotoulas I Andreadis |
| |
Affiliation: | (1) Laboratory of Electronics, Section of Electronics and Information Systems Technology, Department of Electrical and Computer Engineering, Democritus University of Thrace, GR-67 100 Xanthi, Greece |
| |
Abstract: | The explosive growth of the World Wide Web has made a vast amount of information available especially the multimedia data such as images and graphics. New generation search engines with the technology of Content-Based Image Retrieval (CBIR) is a response to the need. In this paper, a new technique based on composite local colour histograms suitable for CBIR is described. The proposed approach is accurate even in very large image databases. Furthermore, a novel parallel hardware structure has been designed and implemented on a chip-set of FPGAs, in order to increase the operation speed. Its typical maximum clock frequency is 35 MHz and it can perform over 50 comparisons of 640×480-pixel images per second. |
| |
Keywords: | local colour histogram image retrieval FPGA |
本文献已被 SpringerLink 等数据库收录! |
|