|
|||||
|
|
| 基于DVI的时钟数据恢复电路设计 | |
| 引用本文： | 肖剑,陈贵灿,张福甲,王永顺. 基于DVI的时钟数据恢复电路设计[J]. 半导体学报, 2008, 29(7): 1417-1421 |
| 作者姓名： | 肖剑 陈贵灿 张福甲 王永顺 |
| 作者单位： | 1. 兰州大学物理科学与技术学院,兰州,730000;西安交通大学微电子研究所,西安,710049 2. 西安交通大学微电子研究所,西安,710049 3. 兰州大学物理科学与技术学院,兰州,730000 4. 兰州交通大学电子与信息工程学院,兰州,730070 |
| 基金项目： | 国家自然科学基金，西安市科技计划创新基金 |
| 摘 要： | 设计了一种实现DVI(digital visual interface)数字视频信号接收器的新型时钟数据恢复电路.通过在过采样电路和数字锁相环之间增加弹性缓冲电路,在实现10bit数据恢复的同时,使采样时钟频率减小为数据频率的2.5倍,DPLL同时对10bit并行的数据进行相位检测判断,提高了判断的正确率,使数据传输的误码率得到改善.采用SMIC0.18μm CMOS工艺流片,测试结果表明,输入三路并行的1.65Gbps/ch UXGA格式像素数据和传输电缆长度2m条件下,输出系统时钟信号最大抖动峰.峰值为183ps,均方值为24ps,满足DVI规范要求. |
| 关 键 词： | DVI 时钟数据恢复 过采样 DPLL |
| 收稿时间： | 2015-08-18 |
| 修稿时间： | 2008-03-13 |
A Clock and Data Recovery Circuit Based on DVI |
|
| Xiao Jian, Chen Guican, Zhang Fujia, Wang Yongshun. A Clock and Data Recovery Circuit Based on DVI[J]. Journal of Semiconductors, 2008, In Press. Xiao J, Chen G C, Zhang F J, Wang Y S. A Clock and Data Recovery Circuit Based on DVI[J]. J. Semicond., 2008, 29(7): 1417.Export: BibTex EndNote | |
| Authors: | Xiao Jian Chen Guican Zhang Fujia Wang Yongshun |
| Affiliation: | School of Physical Science and Technology,Lanzhou University,Lanzhou 730000,China;Institute of Microelectronics,Xi'an Jiaotong University,Xi'an 710049,China;Institute of Microelectronics,Xi'an Jiaotong University,Xi'an 710049,China;School of Physical Science and Technology,Lanzhou University,Lanzhou 730000,China |
| Abstract: | A novel clock and data recovery circuit has been designed to implement a digital visual interface (DVI) receiver.A flexible buffer was placed between the over-sampler and DPLL.Not only was 10bits data recovery implemented,but also the frequency of sampling clock was reduced to 2.5 times of the data frequency.The phase verification for 10bit parallel data by DPLL increases the accuracy rate of judgment and improves the bit error rate.The receiver has been fabricated with an SMIC 0.18μm CMOS process.The testing results show that the maximum peak-peak and RMS jitters of the output system clock are 183ps and 24ps,respectively,under the measuring condition that the data rate is 1.65Gbps/ch for inputting a UXGA pixel data signal with 2m cable. |
| Keywords: | DVI clock and data recovery over-sampler DPLL |
| 本文献已被 万方数据 等数据库收录！ | |
| 点击此处可从《半导体学报》浏览原始摘要信息 | |
| 点击此处可从《半导体学报》下载全文 | |