首页 | 本学科首页   官方微博 | 高级检索  
     

一种低抖动、宽调节范围的带宽自适应CMOS锁相环
引用本文:宋颖,王源,贾嵩,李宏义,赵宝瑛,吉利久.一种低抖动、宽调节范围的带宽自适应CMOS锁相环[J].半导体学报,2008,29(5).
作者姓名:宋颖  王源  贾嵩  李宏义  赵宝瑛  吉利久
作者单位:北京大学微电子学研究所,北京,100871
摘    要:提出了一种低抖动、宽调节范围的带宽自适应CMOS锁相环.由于环路带宽可根据输入频率进行自动调节,电路性能可在整个工作频率范围内得到优化.为了进一步提高电路的抖动特性,在电荷泵电路中采用匹配技术,并在压控振荡器中应用电压-电压转换电路以减小压控振荡器的增益.芯片采用SMIC 0.35μm CMOS工艺加工.测试结果表明该锁相环电路可在200MHz~1.1GHz的输出频率范围内保持良好的抖动性能.

关 键 词:锁相环  自适应带宽  低抖动  宽调节范围

An Adaptive-Bandwidth CMOS PLL with Low Jitter and a Wide Tuning Range
Song Ying,Wang Yuan,Jia Song,Li Hongyi,Zhao Baoying,Ji Lijiu.An Adaptive-Bandwidth CMOS PLL with Low Jitter and a Wide Tuning Range[J].Chinese Journal of Semiconductors,2008,29(5).
Authors:Song Ying  Wang Yuan  Jia Song  Li Hongyi  Zhao Baoying  Ji Lijiu
Abstract:This paper presents a novel adaptive-bandwidth charge pump PLL with low jitter and a wide tuning range. Withan adaptive bandwidth,the proposed PLL can scale its loop dynamics proportional to the output frequency and maintainoptimal performance over its entire output range. In order to improve the jitter performance of the PLL,a matching tech-nique is employed in the charge pump,and a voltage-to-voltage converter is used to achieve a low gain VCO. The experi-mental chip was fabricated in a 0. 35μm CMOS process. The measured results show that the PLL has perfect jitter per-formance within its operating range from 200MHz to 1.1GHz.
Keywords:PLL  adaptive bandwidth  low jitter  wide tuning range
本文献已被 万方数据 等数据库收录!
点击此处可从《半导体学报》浏览原始摘要信息
点击此处可从《半导体学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号