|
|||||
|
|
An all-digital coherent-like BFSK demodulator |
|
| Affiliation: | 1. State Key Laboratory of Integrated Service Network, Xidian University, China;2. Institute of Microelectronics, Xidian University, China;3. Key Laboratory of Computer System and Architecture Institute of Computing Technology, Chinese Academy of Sciences, China;4. Science and Technology on Information Transmission and Dissemination in Communication Networks Laboratory, The 54th Institute of CETC, China;1. Department of Sharif University of Technology, Azadi Ave., Avenue, Tehran, Iran;2. EE Department of Sharif University of Technology, Azadi Avenue, Tehran, Iran |
| Abstract: | An all-digital coherent-like binary frequency shift keying (BFSK) demodulation based on the use of a multi-bit shift register, two multi-bit XOR gates and a mean value filter is presented. The demodulator is fabricated in SMIC 65-nm CMOS process with a die area of 0.015 mm2. The demodulator consumes 1.44 mW with 1.2 V of voltage supply and 32 MHz of sample clock. The measured bit error ratio (BER) performance is better than that of other non-coherent demodulators. The proposed demodulator exhibits better performance in terms of composite indicator compared to other demodulators. Another advantage of the all-digital demodulator defined using Verilog HDL is that it can also be implemented on Field Programmable Gate Array (FPGA) platform rapidly to recover FSK signals with different carrier frequencies and data rates. These results make the all-digital demodulator suitable for the application in communication and consumer electronics. |
| Keywords: | Binary frequency shift keying (BFSK) Demodulation Demodulator All-digital Coherent-like |
| 本文献已被 ScienceDirect 等数据库收录！ | |