Application of Deterministic Logic BIST on Industrial Circuits |
| |
Authors: | Gundolf Kiefer Harald Vranken Erik Jan Marinissen Hans-Joachim Wunderlich |
| |
Affiliation: | (1) Computer Architecture Lab, University of Stuttgart, Breitwiesenstr. 20/22, 70565 Stuttgart, Germany;(2) Philips Research Laboratories, IC Design—Digital Design & Test, Prof. Holstlaan 4, 5656, AA, Eindhoven, The Netherlands;(3) Computer Architecture Lab, University of Stuttgart, Breitwiesenstr. 20/22, 70565 Stuttgart, Germany |
| |
Abstract: | We present the application of a deterministic logic BIST scheme based on bit-flipping on state-of-the-art industrial circuits. Experimental results show that complete fault coverage can be achieved for industrial circuits up to 100 K gates with 10,000 test patterns, at a total area cost for BIST hardware of typically 5–15%. It is demonstrated that a trade-off is possible between test quality, test time, and silicon area. In contrast to BIST schemes based on test point insertion no modifications of the circuit under test are required, complete fault efficiency is guaranteed, and the impact on the design process is minimized. |
| |
Keywords: | logic BIST industrial applications scan-based BIST |
本文献已被 SpringerLink 等数据库收录! |
|