Three-stage time-division switching network with pulse-shifting junctor as alternate route |
| |
Authors: | Inose H. Saito T. Kato M. |
| |
Affiliation: | University of Tokyo, Department of Electronic Engineering, Faculty of Engineering, Tokyo, Japan; |
| |
Abstract: | The configuration of a 3-stage time-division switching network which has pulse-shifting junctors as the alternate route as well as direct junctors is proposed. A computer simulation to estimate the blocking probability of the system is performed, and proves the system to be nearly as efficient as the switching network without time-slot mismatch loss. |
| |
Keywords: | |
|
|