Application driven network-on-chip architecture exploration &; refinement for a complex SoC |
| |
Authors: | Jean-Jacques Lecler Gilles Baillieu |
| |
Affiliation: | 1.Arteris,Guyancourt Cedex,France |
| |
Abstract: | This article presents an overview of the design process of an interconnection network, using the technology proposed by Arteris. Section 2 summarizes the various features a NoC is required to implement to be integrated in modern SoCs. Section 3 describes the proposed top-down approach, based on the progressive refinement of the NoC description, from its functional specification (Sect. 4) to its verification (Sect. 8). The approach is illustrated by a typical use-case of a NoC embedded in a hand-held gaming device. The methodology relies on the definition of the performance behavior and expectation (Sect. 5), which can be early and efficiently simulated against various NoC architectures. The system architect is then able to identify bottle-necks and converge towards the NoC implementation fulfilling the requirements of the target application (Sect. 6). |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|