| 一种600MHzECL高速程控分频器的设计 |
| |
| 引用本文： | 王永禄.一种600MHzECL高速程控分频器的设计[J].微电子学,1997,27(1):59-63. |
| |
| 作者姓名： | 王永禄 |
| |
| 作者单位： | WANG Yonglu Sichuan Institute of Solid State Circuits，Chongqing，630060 |
| |
| 摘 要： | 介绍一种ＥＣＬ高速程控分频器的逻辑设计、电路设计及研制结果。该电路的分频比为１２－７５之间任意连续可变的自然数，最高工作频率达６００ＭＨｚ可广泛用于雷达，通讯和频率合成器等领域。
|
| 关 键 词： | 数字集成电路 分频器 ECL电路 |
A 600 MHz ECL Programmable Frequency Divider |
| |
| WANG Yonglu Sichuan Institute of Solid State Circuits,Chongqing.A 600 MHz ECL Programmable Frequency Divider[J].Microelectronics,1997,27(1):59-63. |
| |
| Authors: | WANG Yonglu Sichuan Institute of Solid State Circuits Chongqing |
| |
| Affiliation: | WANG Yonglu Sichuan Institute of Solid State Circuits,Chongqing,630060 |
| |
| Abstract: | The logic and circuit design of a very high speed ECL programmable frequency divider is described.The frequency dividing ratio of the circuit can be any natural number from 12 to 75,which is consecutively variable.Its maximum operating frequency is up to 600 MHz.It can be widely used in radar,telecommunication and frequency synthesizers. |
| |
| Keywords: | Digital IC Frequency divider ECL circuit |
| 本文献已被 CNKI 维普 等数据库收录！ |
