|
|||||
|
|
Assertion Based Verification and Analysis of Network Processor Architectures |
|
| Authors: | |
| Affiliation: | (1) Department of Computer Science, University of California, Riverside, CA, 92521;(2) Cadence Berkeley Laboratories, Berkeley, CA, 94704 |
| Abstract: | |
| Keywords: | assertion verification network processor logic of constraints |
| 本文献已被 SpringerLink 等数据库收录！ | |