首页 | 本学科首页   官方微博 | 高级检索  
     

边界扫描板级链路测试性设计方法研究
引用本文:刘明云,李桂祥,张贤志,杨江平. 边界扫描板级链路测试性设计方法研究[J]. 半导体技术, 2004, 29(11): 12-16
作者姓名:刘明云  李桂祥  张贤志  杨江平
作者单位:空军雷达学院研究生队,湖北,武汉,430019;空军雷达学院雷达系统工程系,湖北,武汉,430019
摘    要:边界扫描技术是一种新型的VLSI电路测试及可测性设计方法.但是在扫描链路的设计中如何将不同厂家、不同型号、不同工作电压的BS器件实现JTAG互连,如何将边界扫描测试、在线编程和在线仿真结合起来一直是一个亟待解决的问题.为解决上述问题,本文提出了两种基于边界扫描技术的板级动态链路设计方法.这种可测性设计技术不仅能完成边界扫描测试,还能完成在线编程或在线仿真等功能,具有很好的测试设计灵活性.

关 键 词:边界扫描  板级  动态扫描链路
文章编号:1003-353X(2004)11-0012-05
修稿时间:2004-08-24

Research of DFT for Board Level BS Chain Based on Boundary Scan Technology
LIU Ming-yuna,LI Gui-xiangb,ZHANG Xian-zhib,YANG Jiang-pingb. Research of DFT for Board Level BS Chain Based on Boundary Scan Technology[J]. Semiconductor Technology, 2004, 29(11): 12-16
Authors:LIU Ming-yuna  LI Gui-xiangb  ZHANG Xian-zhib  YANG Jiang-pingb
Abstract:Boundary-scan technology (BST) is a new and effective way of test and design-for-testability(DFT) for VLSI circuits. In the process of practical application of BST,we facedwith some problems to be resolved imminently, such as how to achieve the JTAG interconnectsamong the boundary scan (BS) devices that coming from different manufactories,belonging todifferent types and having different working voltages, as well as how to combine BS testing,in-system-programming (ISP) and in-system-emulation together,for resolving them,two designmethods of board level dynamic BS chin based on boundary scan technology are proposed withgood flexibility for DFT.
Keywords:boundary scan  board level  dynamic BS chain  
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号