首页 | 本学科首页   官方微博 | 高级检索  
     


A high-speed CMOS image sensor with a 11-bit column-parallel A/D converter
Authors:Masood Teymouri
Affiliation:1. Innovation Research Center, Urmia University of Technology, Urmia, Iran
Abstract:This article presents a high-speed, high-linearity 400 × 320 pixel CMOS image sensor with column parallel ADC. The pixel readout circuit is integrated in the 320 columns at one side of the pixel array and all columns consume 16 mW power provided from the 2.5 V power supply. A technique for accelerating conversion speed using two step single slope structure is developed. This new method has more advantages than conventional ramp ADC from viewpoint of speed and resolution. A prototype 11-bit ADC is implemented in 0.25 μm CMOS technology. Moreover, an overall SNR of 63.8 dB can be achieved at 0.5 Msample/s. The power dissipation of all 320 column-parallel ADCs with the peripheral circuits consumes 76 mW.
Keywords:
本文献已被 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号