A 6-ns 1-Mb CMOS SRAM with latched sense amplifier |
| |
Authors: | Seki T Itoh E Furukawa C Maeno I Ozawa T Sano H Suzuki N |
| |
Affiliation: | Fujitsu VLSI Ltd., Aichi; |
| |
Abstract: | A 1-Mb (256 K×4) CMOS SRAM with 6-ns access time is described. The SRAM, having a cell size of 3.8 μm×7.2 μm and a die size of 6.09 mm×12.94 mm, is fabricated by using 0.5-μm triple-polysilicon and double-metal process technology. The fast access time and low power dissipation of 52 mA at 100-MHz operation are achieved by using a new NMOS source-controlled latched sense amplifier and a data-output prereset circuit. In addition, an equalizing technique at the end of the write operation is used to avoid lengthening of access time in a read cycle following a write cycle |
| |
Keywords: | |
|
|