2 Gbit/s timing recovery circuit using dielectric resonator filter

Detailed techniques and experimental results are given on circuitry for clock recovery in a 2 Gbit/s digital communications system. The approach used can readily be extended to data rates in excess of 10 Gbit/s.