首页 | 本学科首页   官方微博 | 高级检索  
     


A Fast Architecture for H.264/AVC Deblocking Filter Using a Clock Cycles Saving Process
Authors:Mohammad?Torabi  author-information"  >  author-information__contact u-icon-before"  >  mailto:m.torabi@malayeru.ac.ir"   title="  m.torabi@malayeru.ac.ir"   itemprop="  email"   data-track="  click"   data-track-action="  Email author"   data-track-label="  "  >Email author,Abbas?Vafaei
Affiliation:(1) Computer Engineering Department, Faculty of Engineering, Malayer University, Malayer, Iran;(2) Computer Engineering Department, Faculty of Engineering, Isfahan University, Isfahan, Iran
Abstract:In this paper a fast architecture for Deblocking Filter in H.264/AVC video coding standard is presented. This architecture consists of a jump circuit which can increase the processing speed. To reduce the system complexity, we consider a single port external memory to be connected to our architecture which is designed with the minimum hardware cost compared to other kinds of architecture. Accessing to the external memory is reduced by reusing stored blocks. Filtering operation is concurrent with reading/writing blocks. Simulation results show that the processing cycle count of the proposed architecture has decreased comparing to other similar architectures.
Keywords:
本文献已被 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号