| H.264/AVC整数DCT变换与量化的FPGA实现 |
| |
| 引用本文： | 郁光珍,郑博,李松亭,赵不贿.H.264/AVC整数DCT变换与量化的FPGA实现[J].电视技术,2011,35(9):20-22. |
| |
| 作者姓名： | 郁光珍 郑博 李松亭 赵不贿 |
| |
| 作者单位： | 江苏大学电气信息工程学院; |
| |
| 基金项目： | 江苏大学研究生创新计划项目(CX09B_15XZ) |
| |
| 摘 要： | 根据H.264/AVC的变换量化原理,在FPGA上设计并实现了整数变换及量化部分。首先采用层次化、模块化的思想,将系统划分为多个功能模块,降低了硬件实现的复杂度,对DCT算法进行了优化,并对量化模块采用了流水线操作,最后设计全部采用Verilog硬件描述语言实现,并用Modelsim进行功能仿真,同时实验结果通过在Xilinx公司Vertex2P系列的XC2VP30 FPGA上验证。仿真及综合结果表明,与优化之前相比,系统所需时钟周期减少了29个,最大时钟频率可达到135.498MHz,为H.264标准的硬件实现提供了参考。
|
| 关 键 词： | H.264 DCT 量化 FPGA |
FPGA Implementation of Integer DCT Transform and Quantization for H.264/AVC |
| |
| YU Guangzhen,ZHENG Bo,LI Songting,ZHAO Buhui.FPGA Implementation of Integer DCT Transform and Quantization for H.264/AVC[J].Tv Engineering,2011,35(9):20-22. |
| |
| Authors: | YU Guangzhen ZHENG Bo LI Songting ZHAO Buhui |
| |
| Affiliation: | YU Guangzhen,ZHENG Bo,LI Songting,ZHAO Buhui(College of Electronic and Information Engineering,Jiangsu University,Jiangsu Zhenjiang 212013,China) |
| |
| Abstract: | According to the principle of transform and quantization of H.264/AVC, the design and implementation of integer transform and quantization part based on FPGA are presented.Firstly, with hierarchy and modularization idea, the system is divided into some function modules, which can reduce the complexity of hardware implementation.In the design, the DCT algorithms are optimized and the quantization module is adopted pipelining.The whole design is implemented by Verilog HDL, simulated in Modelsim and verified i... |
| |
| Keywords: | H 264 DCT quantization FPGA |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
