| 一种低复杂度RS编码器的FPGA实现 |
| |
| 引用本文： | 付兴,樊孝明.一种低复杂度RS编码器的FPGA实现[J].电视技术,2011,35(9):50-53. |
| |
| 作者姓名： | 付兴 樊孝明 |
| |
| 作者单位： | 桂林电子科技大学信息与通信学院; |
| |
| 摘 要： | 提出了一种新的基于标准基的有限域并行常系数乘法器结构,使用该结构设计了低复杂度的RS(204,188)编码器.该编码器由15个常系数乘法器构成.每个常系数乘法器通过共享一些相同硬件操作,使得编码器中异或门XOR的数目减少了30%左右.最后在FPGA上实现了该编码电路,并用QuartusⅡ7.2自带的SignalTap逻...
|
| 关 键 词： | RS编码 常系数乘法器 FPGA |
Implement of a Low Complexity RS Encoder on FPGA |
| |
| FU Xing,FAN Xiaoming.Implement of a Low Complexity RS Encoder on FPGA[J].Tv Engineering,2011,35(9):50-53. |
| |
| Authors: | FU Xing FAN Xiaoming |
| |
| Affiliation: | FU Xing,FAN Xiaoming(College of Information and Telecommunications,Guilin University of Electronic Technology,Guangxi Guilin 541004,China) |
| |
| Abstract: | A new structure of parallel constant multiplier for finite field based on the standard basis is proposed.A low complexity RS(204,188) encoder is designed using the structure.The encoder is constructed by 15 constant multipliers, which share the same hardware operations.As a result, the number of XOR gates of the whole encoder reduces about 30%.The encoder circuit on FPGA is implemented, and the circuit using SignalTap logic analyzer on Quartus II 7.2 is verified.The result indicates that the RS encoder is f... |
| |
| Keywords: | RS encoder constant multiplier FPGA |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
