首页 | 本学科首页   官方微博 | 高级检索  
     

微处理器Cache的验证方法研究
引用本文:李智,李怡,龚令侃,章建雄. 微处理器Cache的验证方法研究[J]. 计算机工程, 2010, 36(16): 273-275
作者姓名:李智  李怡  龚令侃  章建雄
作者单位:华东计算技术研究所,上海,200233
摘    要:在微处理器功能验证中,由于高速缓存(Cache)是软件(即测试程序)不可见的,对其进行芯片级验证难以获得高的可控制性(测试场景构造)和可观测性(验证结果检测)。基于此,提出通过验证平台调用的方法,为软件提供服务和管理Cache,构造测试场景。采样由Cache引起的微处理器系统总线行为检测验证结果。实验结果表明,该方法方便测试程序开发,减少验证时间。

关 键 词:高速缓存  芯片级验证  验证平台调用  验证库  监视器  指令集模拟器

Research on Verification Method of Microprocessor Cache
LI Zhi,LI Yi,GONG Ling-kan,ZHANG Jian-xiong. Research on Verification Method of Microprocessor Cache[J]. Computer Engineering, 2010, 36(16): 273-275
Authors:LI Zhi  LI Yi  GONG Ling-kan  ZHANG Jian-xiong
Affiliation:(East-China Institute of Computer Technology, Shanghai 200233)
Abstract:In the functional verification of microprocessor, because of the invisibility of Cache, chip-level verification of Cache is difficult to obtain high controllability(construction of a particular test scenario) and observability(detection of test results). This paper presents a novel approach, which provides services for the construction of test scenario by Testbench Call(Tb Call) to help software control Cache, and records behavior of Cache-initiated system bus operations and checks the results of simulation. Experimental result shows that the method is easy to develop test program and reduces verification time.
Keywords:Cache  chip-level verification  Testbench Call(Tb Call)  verification library  monitor  Instruction Set Simulator(ISS)
本文献已被 维普 万方数据 等数据库收录!
点击此处可从《计算机工程》浏览原始摘要信息
点击此处可从《计算机工程》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号