Design and optimization of an ultra-wide frequency range CMOS divide-by-two circuit |
| |
| Lu Bo, Mei Niansong, Chen Hu, Hong Zhiliang. Design and optimization of an ultra-wide frequency range CMOS divide-by-two circuit[J]. Journal of Semiconductors, 2010, 31(11): 115011. doi: 10.1088/1674-4926/31/11/115011 Lu B, Mei N S, Chen H, Hong Z L. Design and optimization of an ultra-wide frequency range CMOS divide-by-two circuit[J]. J. Semicond., 2010, 31(11): 115011. doi: 10.1088/1674-4926/31/11/115011.Export: BibTex EndNote |
| |
| Authors: | Lu Bo Mei Niansong Chen Hu Hong Zhiliang |
| |
| Affiliation: | State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China;State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China;State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China;State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China |
| |
| Abstract: | A novel toggled flip-flop(TFF)divide-by-two circuit(DTC)and its optimization method based on a large-signal analysis approach are proposed.By reducing the output RC constant in tracking mode and making it large in latching mode,compressing the internal signal swing as well as compensating the current leaked in the latching mode,the operating frequency range is greatly expanded.Implemented in a SMIC 0.13μm RF CMOS process with a 1.2 V power supply,it can work under an ultra-wide frequency band ranging from 320 MHz to 29.6 GHz.Experimental results show that two phase-locked loops(PLLs)with the proposed DTC can achieve in-band phase noise of-94 dBc/Hz @ 10 kHz under 4224 MHz operating frequency and -84 dBc/Hz @ 10 kHz under 10 GHz operating frequency,respectively.The power consumption of the proposed DTC is reduced by almost 50% compared with the conventional counterparts. |
| |
| Keywords: | TFF DTC PLL ultra-wide frequency range optimization method in-band phase noise |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|
