Switched-current (SI) integrators with reduced effect of transistor mismatches |
| |
Authors: | C Psychalinos |
| |
Affiliation: | a Physics Department, Electronics Laboratory, Aristotle University of Thessaloniki, GR-54124 Thessaloniki, Greece b Physics Department, Electronics Laboratory, University of Patras, GR-26500 Rio, Patras, Greece |
| |
Abstract: | Switched-current (SI) circuits are widely used for analog sampled-data signal processing, due to their compatibility to the pure digital CMOS process. As their main building blocks are current mirrors, they suffer from the effects of MOS transistor parameters mismatch. In this paper, the Functional Block Diagram (FBD) of already known integrator circuits is modified in such a way that the number of required current mirrors is reduced. Thus, the behavior of the derived integrator topologies, with respect to the effect of MOS transistor parameters mismatch, is improved.A comparison is performed, concerning the performance of the proposed bilinear integrator circuits and those that are already introduced in the literature. For this purpose, a fifth-order Chebyshev lowpass SI filter transfer function was simulated. In the case of the proposed filter configurations, the obtained results show that their performance is improved in terms of the effects of MOS transistor parameters mismatch, DC power dissipation, and total required silicon area. |
| |
Keywords: | Analog integrated circuits Analog sampled-data circuits Switched-current circuits |
本文献已被 ScienceDirect 等数据库收录! |
|