A novel compact circuit for 4-PAM energy-efficient high speed interconnect data transmission and reception |
| |
Authors: | Uygar Avci Sandip Tiwari |
| |
Affiliation: | a School of Applied and Engineering Physics, 115 Phillips Hall, Cornell University, Ithaca, NY 14853, USA b School of Electrical and Computer Engineering, 411 Phillips Hall, Cornell University, Ithaca, NY 14853, USA |
| |
Abstract: | Transmission of signals, whether on-chip or off-chip, places severe constraints on timing and extracts a large price in energy. New silicon device technologies, such as back-plane CMOS, provide a programmable and adaptable threshold voltage as an additional tool that can be used for low power design. We show that one particularly desirable use of this freedom is energy-efficient high-speed transmission across long interconnects using multi-valued encoding. Our multi-valued CMOS circuits take advantage of the threshold voltage control of the transistors, by using the signal-voltage-to-threshold-voltage span, in order to make area-efficient implementations of 4-PAM (pulse amplitude modulation) transceivers operating at high speed. In a comparison of a variety of published technologies, for signal transmission with interconnects of 10-15 mm length, we show up to 50% improvement in energy for on-chip signal transmission over binary encoding together with higher limits for operating speeds without a penalty in circuit noise margin. |
| |
Keywords: | Multi-valued logic Pulse amplitude modulation Back-gate bias Fully depleted SOI Low power Global interconnect delay Circuit optimization |
本文献已被 ScienceDirect 等数据库收录! |
|