| 一种为循环指令优化的硬件栈设计 |
| |
| 引用本文： | 李宇飞,陈健,付宇卓. 一种为循环指令优化的硬件栈设计[J]. 小型微型计算机系统, 2005, 26(9): 1587-1589 |
| |
| 作者姓名： | 李宇飞 陈健 付宇卓 |
| |
| 作者单位： | 上海交通大学,微电子学院DSP教研室,上海,200030 |
| |
| 基金项目： | 国家“八六三”项目（2002AAIZ）资助. |
| |
| 摘 要： | 在数字信号处理器（DSP）设计中．硬件循环指令对系统性能的提升具有重要意义．为实现硬件循环，本文引入硬件栈设计的思想，讨论了硬件栈带来的好处和它的不足；并详细介绍了为减少硬件栈的访问周期采用的几种优化方法，最终实现了硬件栈单周期的存储访问和调度．
|
| 关 键 词： | 硬件栈 循环 寄存器组 |
| 文章编号： | 1000-1220（2005）09-1587-03 |
| 收稿时间： | 2004-03-04 |
| 修稿时间： | 2004-03-04 |
Hardware Stack Design for Loop Instruction Optimization |
| |
| LI Yu-fei,CHEN Jian,FU Yu-zhuo. Hardware Stack Design for Loop Instruction Optimization[J]. Mini-micro Systems, 2005, 26(9): 1587-1589 |
| |
| Authors: | LI Yu-fei CHEN Jian FU Yu-zhuo |
| |
| Abstract: | In the field of DSP (Digital Signal Processor) design, loop instructions supported by hardware improve the system performance significantly. To implement hardware loop, this paper proposes ideas on hardware stack design. The advantages and disadvantages which hardware stack brings are also discussed. In order to achieve single-cycle stack access, this paper introduces some optimization techniques to reduce stack access cycles. |
| |
| Keywords: | hardware stack loop register file |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
