首页 | 本学科首页   官方微博 | 高级检索  
     

一种媒体增强的可配置RISC微处理器核设计
引用本文:陈东晓,周建,张华,梅优良.一种媒体增强的可配置RISC微处理器核设计[J].微电子学与计算机,2006,23(10):197-200.
作者姓名:陈东晓  周建  张华  梅优良
作者单位:1. 浙江大学,信息与电子工程学系,浙江,杭州,310027
2. 大庆石油学院,电子科学学院,黑龙江,大庆,163318
基金项目:国家高技术研究发展计划(863计划)
摘    要:针对嵌入式多媒体应用,设计了一种媒体增强的可配置微处理器核RISC32。研究了媒体增强扩展.流水线控制策略,旁路技术以及异常处理等。RISC32采用参数化和模块化设计方法,具有较强的可配置性。在Xilinx X2CV3000 FPGA上通过了指令集仿真,并进行了基于RISC32的MPEG-4 AAC音频实时解码实验.表明该RISC核能够方便地应用于片上系统(SoC)。

关 键 词:精简指令集计算  媒体增强  流水线控制  可配置性  音频解码
文章编号:1000-7180(2006)10-0197-04
收稿时间:2005-10-10
修稿时间:2005-10-10

Design of a Media-Enhanced and Reconfigurable RISC ,Microprocessor
CHEN Dong-xiao,ZHOU Jian,ZHANG Hua,MEI You-liang.Design of a Media-Enhanced and Reconfigurable RISC ,Microprocessor[J].Microelectronics & Computer,2006,23(10):197-200.
Authors:CHEN Dong-xiao  ZHOU Jian  ZHANG Hua  MEI You-liang
Affiliation:1. Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China;2. Department of Electronic Science, Daqing Petroleum Institute, Daqing 163318, China
Abstract:To meet embedded multimedia applications, a media-enhanced and reconfigurable RISC microprocessor is designed. Media-enhanced extension, pipeline controlling strategy, bypassing unit and exception handling are studied. By parameterized and module design, the microprocessor can be configured easily. The RISC core is simulated in Xilinx X2CV3000 FPGA successfully and an MPEG-4 AAC decoder based on the microprocessor has been implemented. The result shows that the core can be conveniently integrated into SoC.
Keywords:RISC  Media enhancement  Pipeline control  Configurable  Audio decoder
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号