首页 | 本学科首页   官方微博 | 高级检索  
     

基于FPGA的飞控计算机多路串行通信设计
引用本文:喻少林,韩波,李平. 基于FPGA的飞控计算机多路串行通信设计[J]. 计算机工程, 2011, 37(20): 242-245. DOI: 10.3969/j.issn.1000-3428.2011.20.083
作者姓名:喻少林  韩波  李平
作者单位:浙江大学导航制导与控制研究所,杭州,310027
基金项目:国家“863”计划基金资助项目(2006AA10Z204)
摘    要:飞控计算机与外设进行多路串行通信时必须进行串口扩展,但传统的通用异步接发器(UART)扩展接口芯片引脚多、体积大,与其他器件的接口复杂。为此,采用一块现场可编程门阵列芯片,利用verilog HDL编程,设计通用异步收发器单元、数据接收控制器、数据发送控制器、双口随机存取存储器等模块,实现飞控计算机的10路串行通信,减少电路面积和功耗。在ISE9.1i上的仿真结果表明,该设计可实现数据的正确传输。

关 键 词:现场可编程门阵列  通用异步收发器  数据接收控制器  数据发送控制器  双口随机存取存储器
收稿时间:2011-03-21

Design of Multi-serial Communication for Flight Controlling Computer Based on FPGA
YU Shao-lin,HAN Bo,LI Ping. Design of Multi-serial Communication for Flight Controlling Computer Based on FPGA[J]. Computer Engineering, 2011, 37(20): 242-245. DOI: 10.3969/j.issn.1000-3428.2011.20.083
Authors:YU Shao-lin  HAN Bo  LI Ping
Affiliation:(Institute of Navigation Guidance and Control,Zhejiang University,Hangzhou 310027,China)
Abstract:The serial ports must be expanded when the flight controlling computer communicates with exterior devices by multi-serial communi-cation,with the characteristic of too many pins and big figure,usual Universal Asynchronous Receiver/Transmitter(UART) chip makes the circuit large and high-consumed.Aiming at these problems,this paper chooses a Field Programmable Gate Array(FPGA) chip,programming with verilog HDL,designs and integrates ten UART cells,data-receive controller,data-send controller and dual-port Random Access Memory(RAM),achieves ten channels of serial communication of the flight controlling computer,and manages to make the circuit much simpler.It is confirmed that the design scheme is correct by simulating and test the design result with ISE9.1i.
Keywords:Field Programmable Gate Array(FPGA)  Universal Asynchronous Receiver/Transmitter(UART)  data-receive controller  data-send controller  dual-port Random Access Memory(RAM)
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《计算机工程》浏览原始摘要信息
点击此处可从《计算机工程》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号