| TD-LTE系统中基于FPGA的解调与解扰的仿真和实现 |
| |
| 引用本文： | 何登平,江曹勇,李小文,步清明.TD-LTE系统中基于FPGA的解调与解扰的仿真和实现[J].电子技术应用,2013,39(5):22-24,28. |
| |
| 作者姓名： | 何登平 江曹勇 李小文 步清明 |
| |
| 作者单位： | 重庆邮电大学重庆市移动通信技术重点实验室,重庆,400065 |
| |
| 摘 要： | 基于FPGA实现TD-LTE系统中的解调与解扰。包括解调与解扰的介绍、max-log-map算法的介绍、方案的构成、FPGA实现流程以及实现结果分析。在Virtex-6芯片上进行了仿真、综合、板级验证。实现结果表明,该解调与解扰算法应用到TD-LTE射频一致性测试仪表中具有良好的高效性和可靠性。
|
| 关 键 词： | FPGA实现 TD-LTE系统 解调与解扰 max-log-map算法 |
Realization and simulation of demodulation and descramble in TD-LTE system based on FPGA |
| |
| He Dengping
,
Jiang Caoyong
,
Li Xiaowen
,
Bu Qingming.Realization and simulation of demodulation and descramble in TD-LTE system based on FPGA[J].Application of Electronic Technique,2013,39(5):22-24,28. |
| |
| Authors: | He Dengping Jiang Caoyong Li Xiaowen Bu Qingming |
| |
| Affiliation: | (Chongqing Key Lab of Mobile Communications,Chongqing University of Posts and Telecommunications,Chongqing 400065,China) |
| |
| Abstract: | This paper mainly realizes demodulation and descramble in TD-LTE system.It includes the introduction of demodulation and descramble,max-log-map algorithm,projects form,the process of FPGA implementation and the results analysis.Then it finishes simulation,synthesis and verification of board on Virtex-6.The results show that this algorithm of demodulation and descramble have a high effectively and good reliability to TD-LTE RF conformance testing instrument. |
| |
| Keywords: | FPGA implementation TD-LTE system demodulation and descramble max-log-map algorithm |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
