| 高速率多模式RS编解码系统的设计与实现 |
| |
| 引用本文： | 单宝堂,王廷豪,崔玉红.高速率多模式RS编解码系统的设计与实现[J].国外电子测量技术,2009,28(3):73-77. |
| |
| 作者姓名： | 单宝堂 王廷豪 崔玉红 |
| |
| 作者单位： | 装备指挥技术学院士官系,北京,102249 |
| |
| 摘 要： | 为了提高国产卫星通信地球站调制解调器信道级联编解码工作数据速率,给出了一种兼容世界卫星通信地球站308/309/310标准（IESS-308/309/310）所有级联编解码技术参数要求的外码设计方法。对加解扰器、RS编解码器、交织解交织器以及同步系统进行了设计与仿真,最高数据率可达50 Mbps。最后给出了系统部分最终测试结果。
|
| 关 键 词： | 级联编解码 加扰 RS编码 交织 同步 FPGA |
Design and implementation of a high data rate and multi-mode RS codec system |
| |
| Shan Baotang,Wang Tinghao,Cui Yuhong.Design and implementation of a high data rate and multi-mode RS codec system[J].Foreign Electronic Measurement Technology,2009,28(3):73-77. |
| |
| Authors: | Shan Baotang Wang Tinghao Cui Yuhong |
| |
| Affiliation: | (Department of Non-Commissioned Officer, the Academy of Equipment Command＆ Technology, Beijing 102249, China) |
| |
| Abstract: | To improve the concatenated codec dada rate of the homemade satellite communication earth station modems, a new PFGA design method of the outer codec is presented, which is compatible to the International Earth Station Standard 308, 309 and 310. The designs and simulations of scrambler and descrambter, RS coder and decoder, interleaver and deinterleaver, and synchronous subsystem are completed. The data rate of the system can be up to 50 Mbps. Finally, part application test results are given. |
| |
| Keywords: | FPGA |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
