| 分组密码算法的三种硬件实现结构及性能分析 |
| |
| 引用本文： | 胡永进,向楠,赵俭. 分组密码算法的三种硬件实现结构及性能分析[J]. 通信技术, 2008, 41(5): 113-115 |
| |
| 作者姓名： | 胡永进 向楠 赵俭 |
| |
| 作者单位： | 解放军信息工程大学,电子技术学院,河南,郑州,450004 |
| |
| 摘 要： | 针对分组密码算法,研究了反复循环,循环展开和流水线三种实现结构,分析了三种结构下系统的资源占用、吞吐率、最高工作频率等参数,以求在各种不同应用环境,找出满足其需求的实现方案.以3DES为例分别实现了这三种结构,最后给出了基于Altera公司的CYCLONE系列FPGA的实现结果,对结果进行了比较和分析.
|
| 关 键 词： | 分组密码 实现结构 3DES FPGA 分组 密码算法 硬件 实现结构 性能分析 Performance Analysis Block Structures 比较 结果 FPGA CYCLONE Altera 方案 需求 应用环境 参数 最高工作频率 吞吐率 资源占用 |
| 文章编号： | 1002-0802(2008)05-0113-03 |
| 修稿时间： | 2007-12-10 |
Three Hardware Implementation Structures for Block Ciphers and Performance Analysis |
| |
| HU Yong-Jin,XIANG Nan,ZHAO Jian. Three Hardware Implementation Structures for Block Ciphers and Performance Analysis[J]. Communications Technology, 2008, 41(5): 113-115 |
| |
| Authors: | HU Yong-Jin XIANG Nan ZHAO Jian |
| |
| Affiliation: | HU Yong-jin,XIANG Nan,ZHAO Jian (Institute of Electronic Technology,the PLA Information Engineering University,Zhengzhou Henan 450004,China) |
| |
| Abstract: | Block ciphers are all comprised of a basic looping structure. Based on this looping structure of block ciphers, this paper studies the following three architecture options, that is, iterative looping, loop unrolling and partial pipelining, analyzes the performance parameters of the three implementations structures and then discusses three implementation options on 3DES algorithm respectively. Finally it analyzes the implementation result based on the FPGA of the CYCLONE family of Altera corporation. |
| |
| Keywords: | block ciphers implementation structure 3DES FPGA |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
