| 定时系统的VHDL设计 |
| |
| 引用本文： | 何广军,戴庆元. 定时系统的VHDL设计[J]. 计算机工程, 2002, 28(12): 227-229 |
| |
| 作者姓名： | 何广军 戴庆元 |
| |
| 作者单位： | 上海交通大学微电子技术研究所,上海,200052 |
| |
| 摘 要： | 用VHDL硬件描述语言设计定时系统，定时采用时钟控制，并用Mealy有限状态机表示定时器的状态，并考虑了控制器的微程序设计实现，然后用VHDL进行了描述，并给出了主要部分的模拟结果。
|
| 关 键 词： | 定时系统 VHDL 设计 有限状态机 硬件描述语言 微程序设计 |
| 文章编号： | 1000-3428(2002)12-0227-03 |
| 修稿时间： | 2001-12-19 |
Design of Timing System Using VHDL |
| |
| HE Guangjun,DAI Qing yuan. Design of Timing System Using VHDL[J]. Computer Engineering, 2002, 28(12): 227-229 |
| |
| Authors: | HE Guangjun DAI Qing yuan |
| |
| Abstract: | A timin system is described using VHDL in this article,the time to be delayed can be controlled by adjusting the frequenct of the clock,which can also be done by setting the frequency divider.FSM of Meally is adapoted to set the state of the timing system,and the mothod of microprogramming is described.At the end of the article,the flow chart is given and simulation result is attached. |
| |
| Keywords: | |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
