首页 | 本学科首页   官方微博 | 高级检索  
     

CDMA2000 1x基带成形滤波器——一种低复杂度的设计和实现
引用本文:吴明森,梁继业,刘海涛. CDMA2000 1x基带成形滤波器——一种低复杂度的设计和实现[J]. 电子测量与仪器学报, 2006, 20(3): 67-70
作者姓名:吴明森  梁继业  刘海涛
作者单位:中科院上海微系统与信息技术研究所,上海,200050;中科院上海微系统与信息技术研究所,上海,200050;中科院上海微系统与信息技术研究所,上海,200050
基金项目:中国科学院知识创新工程项目
摘    要:本文采用查找表法实现了cdma20001x脉冲成形滤波器,相对于传统的滤波器设计方法,本文充分利用了滤波器系数对称的特性,并考虑到4倍过采样是采用内插三个零来完成这一特点,巧妙设计了数据查找存储表,节省了大量硬件资源.整个系统用verilog HDL语言RTL级描述.系统经过了FPGA验证并给出了仿真结果.

关 键 词:cdma2000 1x  查找表  内插  verilog HDL  基带脉冲成形滤波器
收稿时间:2005-05-01
修稿时间:2005-05-01

A Low-complexity Design and Implement of Baseband Pulse Shaping Filter in CDMA2000 1x System
Wu Mingsen,Liang Jiye,Liu Haitao. A Low-complexity Design and Implement of Baseband Pulse Shaping Filter in CDMA2000 1x System[J]. Journal of Electronic Measurement and Instrument, 2006, 20(3): 67-70
Authors:Wu Mingsen  Liang Jiye  Liu Haitao
Affiliation:Shanghai Institute of Microsystem and Information Technolegy, CAS, Shanghai 200050, China
Abstract:In this paper, a method to design and implement of baseband pluse shaping filter in cdma2000 1x system based on Look-Up Table is proposed. Considering the coefficient symmetry of the filter and interposition of 3 zeros for the oversampled rate of four fold, the design is efficient compared to the conventional design way. Because the extra sample points added are zeros, they do not contribute to the output. The novel design reduces the chip resoureces much. The system is described in verilog HDL and is verified with Xilinx FPGA. The implemented circuit is simulated and the result shows that the circuit works reliably .
Keywords:cdma2000 1x  verilog HDL
本文献已被 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号